

COURSE DATA

Data Subject			
Code	34825		
Name	Hardware implem	entation of digital signal processing sys	stems
Cycle	Grade	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	
ECTS Credits	6.0		
Academic year	2021 - 2022		
Study (s)			
Degree		Center	Acad. Period year
1402 - Degree in Te Electronic Engineer		School of Engineering	4 Second term
Subject-matter			
Degree 1402 - Degree in Te Electronic Engineer		Subject-matter 22 - Optional subjects	Character Optional
Coordination			
Name		Department	8 151
BATALLER MOMPI	IPEAN, MANUEL 242 - Electronic Engineering		
MARTINEZ SOBER, MARCELINO		242 - Electronic Engineering	
ROSADO MUÑOZ, ALFREDO		242 - Electronic Engineering	

SUMMARY

The subject "Hardware Implementation Systems Digital Signal Processing", 6 ECTS, taught in the second semester of Electronics Engineering Degree in Telecommunications (GIET). Part of the matter, "Signals, Systems and Telecommunication Services", is optional and is taught by faculty from the Department of Electronic Engineering.

In the course there are two distinct parts, although they focus on the implementation of systems in hardware devices. In the first part provides students with a deeper content in the field of programmable logic, both from the standpoint of hardware and software. Architectures are described generation devices and their manufacturing technologies and applications. It delves into the hardware description language VHDL for modeling and design of digital electronic circuits and describes oriented VHDL synthesis. Be reviewed in detail the study and implementation of sync timing constraints for the proper functionality of



Vniver§itatöt d'València

the designs. The second part introduces Digital Signal Processors, as a tool for digital signal processing in real time. It describes the basic elements of a system of this nature, development tools and proceeds to implement practical examples of processing algorithms (digital filtering, frequency analysis, etc.)

The content must allow a student to approach the design of a digital system being able to analyze a application that requires this type of design.

This is an eminently practical subject in which, after the introduction of the concepts, students will undertake numerous practical exercises, mainly design digital systems based on FPGAs and DSPs, as well as laboratory experimentation.

The objectives of this course are summarized in the following points:

- Designing a system properly based digital programmable logic.
- Use proper hardware description languages for programmable logic device programming.
- Choose properly a programmable logic device meeting the requirements of design and devices on the market.
- Plan properly the overall structure of a digital system and the interplay between its different elements.
- Estimate reliably the functional delay of a digital system for the proper synchronization with other external and / or internal functional module.
- Getting to the development board and tool TMS320C6713 Code Composer Studio development.
- Breaking the barrier between the theoretical contents of digital signal processing and its practical implementation in real time.
 - Implementation of digital processing blocks of real time.

The contents of the course are:

High density programmable devices. PSoC devices. VHDL hardware description language. VHDL synthesis oriented. Basic architecture of a Digital Signal Processor. Programming Tools: Code Composer. Implementation of applications.

PREVIOUS KNOWLEDGE

Relationship to other subjects of the same degree

There are no specified enrollment restrictions with other subjects of the curriculum.

Other requirements

Successfully addressing this subject is recommended that the student possesses prior knowledge acquired in the subjects of Electronic Circuits and Digital Systems I, II, Signals and Linear Systems and Digital Signal Processing. Such prior knowledge include:

Numbering Systems

Boolean algebra

Maxterms, minterms and a logic function.

Simplification of logical functions: Karnaugh methods and Quine-McCluskey



Vniver§itatö́dValència

Combinational and Sequential Subsystems. Design of state machines. Sampling and reco

OUTCOMES

LEARNING OUTCOMES

Once you have passed this course the student should be able to:

- Know the different types of existing hardware devices in addressing an electronic design.
- Making the theoretical design of an electronic system that meets a set of specifications using programmable logic devices.
- Design each of the subsystems that compose it. Build the corresponding algorithm in the form of pseudocode.
- Perform the corresponding VHDL description and simulation.
- Perform physical implementation using programmable devices, for which a plate will be used for business development.
- Be able to take on projects in which they are involved various types of electronic devices for the design of interconnection between them and develop programming required to perform a specific function.
- Understand the architecture of a Digital Signal Processor
- Understand and know how to use basic and advanced techniques of digital signal processing applied to real time.
- Know how to use different tools for application development systems that include digital signal processors for high performance.
- Know how to implement simple digital processing systems in real time.

In addition to the specific objectives mentioned above, during the course will encourage the development of several generic skills, among which include:

- Gain experience in laboratory work, encouraging work with hardware devices and instruments commonly used for Telecommunications Electronics Engineer.
- Apply the scientific method in the resolution of experimental work.
- Capacity for analysis and synthesis.
- Ability to argue from rational and logical criteria.
- Ability to communicate correctly and organized.
- Ability to develop a problem in a systematic and organized.
- Ability to build a comprehensive and organized written document that defines a project.
- Ability to manage information.
- Ability to work personnel and timing.
- Ability to work in groups.
- Interpersonal relationship skills.
- Appropriate use of scientific and technical terms.



Vniver§itatÿdValència

DESCRIPTION OF CONTENTS

1. Technologies and devices for hardware implementation: Programmable Logic and Systems

Introduction. Classification. Types. ALTERA programmable devices: classic family, MAX and FLEX. XILINX Programmable Devices: family of CPLDs and FPGAs. Other devices (Lattice, Actel, etc..). Introduction to PSoC. Cypress Family devices. Development Software PSoC Designer IDE.

2. Algorithmic State Machines

Introduction. Definition. ASM Charter. Design of the control unit. Design of de processing unit. Design methodology. Examples.

3. VHDL hardware description language

VHDL structural elements. Predefined data types and type definitions themselves. Sequential and concurrent sentences. Defining libraries. Subprograms. Test benches.

4. Synthesis oriented VHDL language

General considerations on the synthesis process. Synthesizable VHDL subset (sequential logic combinational finite state machines, generating high impedance, etc.. General design recommendations.

5. Digital signal processors

Introduction. Description of digital signal processors. Types of DSPs. Definition of real time. Applications

6. DSK 6713 development system

Introduction to DSK6713 development system. Devel tools: Code Composer Studio. Programs. Examples.

7. Implementation of processing systems

Signal generation implementing FIR filters, IIR filter implementation, fast Fourier transform, adaptive filters: Application Examples.

8. Laboratory Practices

PRACTICE 1:

VHDL Description of Combinational Systems: synthesis and hardware implementation CoolRunner-II CPLD. (3h)

PRACTICE 2:



Vniver§itatÿdValència

Sequential Systems VHDL description and state machines: synthesis and hardware implementation CoolRunner-II CPLD. (3.5h)

PRACTICE 3:

VHDL description of a digital system: synthesis and hardware implementation CoolRunner-II CPLD. (3.5h)

PRACTICE 4:

Development Environment for Code Composer Studio. Getting to the TMS320C6713. (3.5h)

SESSION 5:

Digital filter design and implementation in Matlab real-time DSP board: application to audio signal filtering. (3.5h)

Prática 6: DTMF detection by using Goertzel algorithm. (3h)

WORKLOAD

ACTIVITY	Hours	% To be attended
Theory classes	30,00	100
Laboratory practices	20,00	100
Classroom practices	10,00	100
Readings supplementary material	13,00	0
Preparation of evaluation activities	25,00	0
Preparing lectures	28,00	0
Preparation of practical classes and problem	24,00	0
ΤΟΤΑ	L 150,00	

TEACHING METHODOLOGY

The training activities are developed according to the following distribution:

Theoretical activities

Description: In the lectures will develop the issues by providing a comprehensive and integrative, analyzing in detail the key issues and more complex, promote, at all times, the student's participation.

Practical activities



Vniver§itatÿ́dValència

Description: Complement theoretical activities in order to apply the basic concepts and expand the knowledge and experience they acquire during the course of the work proposed. They include the following types of classroom activities:

- Classes of problems and issues in classroom
- Sessions for discussion and resolution of problems and exercises previously studied by students
- Labs.

It will use the e-learning platform (LMS) of the University of Valencia in support of communication with students. Through it you will have access to course materials used in class, as well as solving problems and exercises.

EVALUATION

The learning of the subject will be evaluated using one of two possibilities:

1.- Through the completion of a theoretical-practical examination at the end of the course (TE5,R2,R9,R10), through continuous evaluation of laboratory sessions (TE5,R2,R9,R10) and if appropriate from the completion of one or more works (TE5,R2,R9,R10). To average the notes of the theory and laboratory exams will be necessary that each one of them is equal or superior to 4. The percentages according to this modality of evaluation will be the following:

- 50% Theoretical examination.
- 30% Evaluation of laboratory practices.
- 20% Evaluation of tasks.

2.- Through the continuous evaluation of the laboratory sessions (TE5,R2,R9,R10) and the accomplishment of a certain number of works proposed (TE5,R2,R9,R10). The percentages according to this modality of evaluation will be the following:

- 65% Evaluation of tasks
- 35% Evaluation of laboratory practices

In any case, the evaluation system will be governed by what is established in the Evaluation and Qualification Regulations of the Universitat de València for Degrees and Master

(https://webges.uv.es/uvTaeWeb/MuestraInformacionEdictoPublicoFrontAction.do?accion=inicio&idEdictoSeleccionado=5639).

REFERENCES



Vniver§itatö́ dValència

Basic

- Xilinx Devices. http://www.xilinx.com/products/silicon_solutions/
- Floyd, T.L. "Fundamentos de Sistemas Digitales.". Prentice Hall, 2007.
- Machado, F.; Borromeo, S.; Malpica, N. Diseño Digital Avanzado con VHDL (Vol. 1). Colección Textos Docentes Universidad Rey Juan Carlos, 2009
- Thad B.Welch, Cameron H.G.Wright, Michael G. Morrow. Real Time Digital Signal Processing from MATLAB to C with the TMS320C6X DSPs (segunda edición). CRC Press. 2012
- R. Chassaing and D. Reay, Digital Signal Processing and Applications with the TMS320C6713 and TMS320C6416 DSK. ,2nd ed.Hoboken NJ: John Wiley & Sons, 2008, pp. 576. ISBN:9780470138663 (Disponible e-libro)
- S.M. Kuo, B.H. Lee, W. Tian, Real-time digital signal processing : implementations and applications, 2 ed. John Wiley, 2007. ISBN:9780470014950

Additional

- Altera Devices. http://www.altera.com/products/devices/dev-index.jsp
- Pardo, F.; Boluda, J. A.; "VHDL: Lenguaje para síntesis y diseño de circuitos digitales". Ed. Rama, 1999.
- Proakis, John G. Tratamiento digital de señales / John G. Proakis, Dimitris G. Manolakis Madrid [etc.] : Pearson-Prentice Hall, 2007

ADDENDUM COVID-19

This addendum will only be activated if the health situation requires so and with the prior agreement of the Governing Council

Contents

The contents initially included in the teaching guide are maintained.

Workload and temporary teaching planning

The different activities described in the teaching guide are maintained with the planned dedication.



The material for the follow-up of the classes of theory/practices allows to continue with the professor of temporary planning so much in days as in schedule, so much if the teaching is face-to-face in the classroom or if it is not.

Teaching methodology

In classroom theory and practices, students will tend to have the maximum physical attendance possible, always respecting the sanitary restrictions that limit the capacity of the classrooms as indicated by the competent public health authorities to the estimated percentage of their usual occupation.

Depending on the capacity of the classroom and the number of students enrolled, it may be necessary to distribute the students into two groups. If this situation arises, each group will attend classroom theory and practical sessions with physical presence in the classroom by rotating shifts, thus ensuring compliance with the criteria for occupying spaces.

The rotation system will be established once the actual enrollment data is known, guaranteeing, in any case, that the attendance percentage of all the students enrolled in the subject is the same.

With respect to laboratory practices, attendance at sessions scheduled in the schedule will be totally face-to-face.

Once the actual enrollment data is available and the availability of spaces is known, the Academic Committee of the Degree will approve the Teaching Model of the Degree and its adaptation to each subject, establishing in said model the specific conditions in which it will be developed teaching the subject.

If there is a closure of the facilities for sanitary reasons that totally or partially affects the classes of the subject, these will be replaced by non-contact sessions following the established schedules.

Evaluation



The evaluation system described in the teaching guide of the subject in which the different evaluable activities have been specified as well as their contribution to the final grade of the subject is maintained.

If there is a closure of the facilities for health reasons that affect the development of any face-to-face evaluable activity of the subject, it will be replaced by a test of a similar nature that will be carried out in virtual mode using the computer tools licensed by the Universitat de València.

The contribution of each evaluable activity to the final grade for the course will remain unchanged, as established in this guide.

Bibliography

The bibliography recommended in the teaching guide.