VNIVERSITAT Ğ İD VALÈNCIA

COURSE DATA

Data Subject

Code	34803
Name	Digital systems I
Cycle	Grade
ECTS Credits	6.0
Academic year	2023 - 2024

Study (s)

Degree	Center	Acad. year	Period
1402 - Degree in Telecommunications Electronic Engineering	School of Engineering	1	Second term

Subject-matter

Degree	Subject-matter	Character
1402 - Degree in Telecommunications Electronic Engineering	12 - Digital electronic systems	Obligatory

Coordination

Name	Department
ROSADO MUÑOZ, ALFREDO	242 - Electronic Engineering

SUMMARY

The course 'Digital Electronic Systems I' (Sistemas Electrónicos Digitales I) is the first of several courses related to digital electronic systems. The main objective for this course is the study of the basic techniques for the analysis and design of digital systems, setting up the basic knowledge and easing the study of complex systems to be covered in further courses.

This is a compulsory course taught in the first year of the Telecommunication Electronic Engineering degree (GIET) during the second semester (spring semester). This course has a length of 6 ECTS from which 3 ECTS correspond to theory classes, 1 ECTS for problem solving classes and 2 ECTS for laboratory sessions.

This course covers a global vision of digital systems inside the field of digital electronic systems. The proposed topics will allow the student to design a basic digital system and analyse the requirements needed for implementing a digital design. In order to achieve these goals, the students will learn about different digital systems such as combinational and sequential subsystems, timing circuits, basic digital integrated circuits, programmable logic circuits, etc.

This is a practical course. The principles of digital design are accompanied with examples. Students will perform frequent exercises, both for analysis and design of digital systems, which will further test and create in the laboratory.

As a summary, this course provides a basic foundation for design and analysis of digital electronic systems and their associated circuits.

PREVIOUS KNOWLEDGE

Relationship to other subjects of the same degree

There are no specified enrollment restrictions with other subjects of the curriculum.

Other requirements

This course is self-contained and does not require any previous knowledge as it is one of the first courses related to electronics and they do not have previous knowledge in the field.

COMPETENCES (RD 1393/2007) // LEARNING OUTCOMES (RD 822/2021)

1402 - Degree in Telecommunications Electronic Engineering

- G3 - Acquisition of the knowledge of the basic and technological subjects that allows students to learn new methods and theories and endows them with the versatility to adapt to new situations.

- G4 - Ability to solve problems with initiative, decision-making and creativity, and to communicate and transmit knowledge, abilities and skills, understanding the ethical and professional responsibility of the activity of a telecommunications technical engineer.

- Capacidad de análisis y diseño de circuitos combinacionales y secuenciales, síncronos y asíncronos, y de utilización de microprocesadores y circuitos integrados.

- R10 - Understand and apply the fundamentals of hardware description languages describing hardware devices.

LEARNING OUTCOMES (RD 1393/2007) // NO CONTENT (RD 822/2021)

The learning outcomes in the course Digital Electronic Systems are:

1. Ability to design and analyse combinational and sequential circuits, synchronous and asynchronous (R9)

2. Ability to design and analyse digital circuits using standard SSI and MSI circuits (R9)

3. Ability to design digital electronic systems (G3,G4)

4. Apply digital technologies to solve problems and develop solutions based on digital circuits in different fields of application (G3,G4)

5. Adequate planning and conception of the global structure in a digital system and the relations among all different parts of the design (G3,G4,R9)

6. Efficient use of software tools for design and programming of a digital system, allowing the successful design of the system (G3,G4,R9)

7. Selection of digital integrated circuits, including programmable logic devices (G3)

8. Describe a digital function using a Hardware Description Language (R10)

9. Program a digital device and simulate it by means of a Hardware Description Language (R10)

DESCRIPTION OF CONTENTS

0. Introduction to numeration systems and binary arithmetic

Numeral systems
Arithmetic operation in binary code
Binary signed numbers
Binary fixed-point numbers
BCD code
Alphanumeric coding

1. Booles algebra. Logic gates. Boolean functions simplification. Logic families.

Analog and digital signals: digital processing
Booles Algebra
Logic gates and Logic functions
Logic function simplification
Logic Families

2. VHDL description language and logic simulation

General introduction to simulation and hardware description languages (HDL)
Pros and cons of using HDLs
Basic elements and data types in VHDL
Sequential and concurrent statements in VHDL
Testbenches
EDAplayground simulation

VNIVERSITAT Ġ ĐVALÈNCIA

3. MSI combinational circuits

Multiplexers and Demultiplexers
Encoders and Decoders
Code converters
Comparator circuits
Arithmetic circuits. Arithmetic-Logic Units (ALU)

4. Bistable circuits

Introduction
Bistable R S: funcionamiento síncrono y asíncrono
Bistable J K
Bistable T
Bistable D
Considerations in the design with bistables using VHDL
Parameters in bistables

5. Sequential circuits

Definition. Shift registers
Asynchronous counters
Synchronous counters
Other counters: up-down, ring, Johnson
Counters in VHDL

6. Digital circuits for clock and timer generation

Schmitt Trigger gates
Timing circuits using logic gates.
Digital Timing circuits
Clock generation using logic gates
Astable digital circuits

7. State machine design

Mealy and Moore state machines
Analysis of synchronous sequential circuits
Synthesis of State machines
VHDL Description for Mealy and Moore state machines

8. FPGA and programmable logic devices

Programmable Logic Devices (PLD): FPGA and others
FPGA global market
Tecnologies
Applications

WORKLOAD

ACTIVITY	Hours	% To be attended
Theory classes	30,00	100
Laboratory practices	20,00	100
Classroom practices	10,00	100
Study and independent work	30,00	0
Readings supplementary material	5,00	0
Preparation of evaluation activities	10,00	0
Preparing lectures	15,00	0
Preparation of practical classes and problem	14,00	0
Resolution of case studies	10,00	0
Resolution of online questionnaires	1,00	0
TOTAL	145,00	

TEACHING METHODOLOGY

The course is organised around three types of attending classes: theory classes, problem solving classes and laboratory classes. Office hours are used as additional tool for students. Concerning out-of-classroom activities, additional exercises must be solved, as well as preparation of upcoming lectures and consolidating previous contents taught.

In theory and problem-solving classes, traditional teaching method will be used. In theory sessions the teacher will explain the basic contents of the course using different teaching tools as slide presentation, together with other tools (G3,G4,R9,R10). Problem-solving classes will use two different models. First, the teacher will propose and solve different problems which are essential for understanding of digital systems from students, learning to follow a design procedure and identifying the required elements needed to adequately solve a problem (G3,G4,R9,R10). Second, the teacher will propose a problem and the students must solve the problem being distributed into groups, individually, or using other group working techniques and always under direct supervision of the teacher (G4,R9); once completed, the solutions will be collected by the teacher and corrected by the teacher or the students (depending on the case).

Students have a specific office-hour calendar where the teacher is available in the office for any concern related to the course (problem solving, theory doubts, report guidance, etc.). The attending hours will be detailed at the beginning of the academic year. Additionally, there exist a remote 'office-hours' program where questions can be solved using e-mail contact. The use of the students' portal 'Aula Virtual' provided by the University of Valencia is encouraged, where all the information related to the course is available online.

Laboratory sessions are organized according to three basic principles: design, mounting (real or virtual mounting) and testing/simulating electronic digital systems (G4,R9,R10). The estimated duration for each laboratory session is 3 hours. The session will be carried out by groups of, at most, two persons. The student will get the laboratory activities' guide in advance so that previous preparation time is allowed. Once in the laboratory, there exists a direct supervision from the teacher. The student must assume the responsibility for all the stages in the proposal: design, mounting/simulating, and testing. The final goal of the laboratory is to obtain a working system according to initial specifications. Finally, a lab report will be required from the teacher (G3,G4,R9,R10).

All of the described activities will be always using the support of 'Aula Virtual' as the most important source of information and communication for the student.

EVALUATION

Assessment of student learning will take place following two models:

MODEL A: By continuous assessment tests from the theoretical sessions and problems, plus the scores obtained in lab sessions. To qualify for this type of evaluation, the student must regularly attend classes and theoretical problems and be active in the dynamics of cooperative work. To average the exam scores of theory and laboratory, it is required that each of them is equal or higher than 4. The final grade is obtained from the following considerations:

 • The theory mark will emerge as a result of a written exam, done on the dates indicated in the oficial calendar for first call. It will consist of different questions of theoretical and practical problems (G3,G4,R9,R10). All questions will be related to the contents of the agenda, and with similar issues and problems done in class difficulty. This classification corresponds to 35% of the final grade (Ex_Teoria).

• Upon completion of the course, a multiple-choice test that will count for 20% of the final grade will be made (G3,G4,R9,R10) (Ex_Test).

• The laboratory note is a result of the realization of an individual exam at the end of the semester, which will include a number of issues directly related to the practices done during the course (G3,G4,R9,R10). It will consist of the design, assembly and / or simulation of some of the sections made by students throughout the laboratory sessions they attended during the course. Demonstrated skills, proficiency in the use of laboratory equipment and design development throughout the session will be assessed. It is a prerequisite to regularly attend lab sessions (you cannot miss more than 1 session). This note is equal to 25% of the final grade (Ex_Lab).

VNIVERSITAT $\tilde{\text{O}}$ ĐVALÈNCIA

• In addition, each lab sessions is assessed using a few simple questions at the beginning and end of each session (G3,G4,R9,R10). This ongoing evaluation of the work done by students in all lab sessions consider skill, interest and results. This assessment translates into 20% of the final grade for the course (Eval_Lab).

 The final grade for the course will come from the following expression:

Final_Score = (0,35*Ex_Teoria)+(0,25 * Ex_Lab)+(0,2*Eval_Lab) + (0,2 * Ex_Test)

MODEL B: In this mode, the exam will consist of a theoretical part, in which the student must demonstrate knowledge of the concepts and relationships seen in class and a second part which is a laboratory test (G3,G4,R9,R10). In this, the students must complete the design, assembly and / or simulation of specified digital systems related to the contents of the agenda and with similar issues and practices developed in the laboratory scripts difficulty (G3,G4,R9,R10). To average the test scores of theory and laboratory will require each of them to equal or exceed 4. The final grade for the course will leave the following expression:

Final_Score = (0,55*Ex2_Teoria)+(0,25 * Ex2_Lab)+(0,20*Eval_Lab)

Initially, all students will follow evaluation model A, and, in case of failing the course, they will follow model B. In case of partial passing the exams in model A, the student can only repeat the exam in the second call with score under 4. The passed score obtained in model A will be used to obtain the final score in model B.

The score obtained in laboratory sessions (Eval_Lab) cannot be repeated and the same score will be used for both models.

 In any case, the final score must be above 5 for passing the course.

"In any case, the evaluation system will be governed by what is established in the Evaluation and Qualification Regulations of the Universitat de València for Degrees and Masters (https://webges.uv.es/uvTaeWeb/MuestraInformacionEdictoPublicoFrontAction.do?accion=inicio&idEdictoSeleccionado=5639)".

REFERENCES

VNIVERSITAT Ð DE VALÈNCIA

Basic

- Digital Electronics 1: Combinational Logic Circuits (Electronics Engineering). Tertulien Ndjountche. 2016. John Wiley & Sons Inc. ISBN 978-1848219847. Libro electrónico disonible en la UV.

- Digital Electronics 2: Sequential and Arithmetic Logic Circuits.Tertulien Ndjountche. 2016. John Wiley & Sons. ISBN: 978-1848219854. Libro electrónico disponible en la UV.

- Digital Electronics 3: Finitestate Machines (Electronics Engineering). 2016. Tertulien Ndjountche. ISBN: 978-1848219861. Libro electrónico disponible en la UV.

- Wakerly, J.F. Diseño digital. Principios y prácticas Prentice Hall, 2001

Additional

- Floyd, T.L. "Fundamentos de Sistemas Digitales.". Prentice Hall, 2016. Libro electrónico

-   Lloris, A.; Prieto, A. "Diseño Lógico". McGraw-Hill, 2003.

- Guy Even; Moti Medina; Digital Logic Design: A Rigorous Approach. Cambridge University Press, 2012. Libro electrónico

- Alfonso-Pérez, S.; Soto, E.; Fernández, S.: Diseño de sistemas digitales con VHDL. Thomson-Paraninfo, 2002.